

InP membrane technology for photonics electronics convergence

Yuqing Jiao
 Institute for Photonic Integration (IPI)
 Eindhoven University of Technology
 Eindhoven, The Netherlands
y.jiao@tue.nl

Jos van der Tol
 Institute for Photonic Integration (IPI)
 Eindhoven University of Technology
 Eindhoven, The Netherlands
j.j.g.m.v.d.tol@tue.nl

Kevin Williams
 Institute for Photonic Integration (IPI)
 Eindhoven University of Technology
 Eindhoven, The Netherlands
k.a.williams@tue.nl

Abstract—InP membrane on silicon (IMOS) technology has shown high potential in realizing high-density photonic circuits with speed and energy benefits. Intrinsic active components offered by the InP membrane promise highest optoelectronic efficiencies. It can also be intimately integrated on electronics wafers with ultrashort interconnect lengths, paving a way towards the convergence of photonics and electronics.

Keywords—Photonic integrated circuit, InP membrane, semiconductor laser, waveguide

I. INTRODUCTION

The recent rapid development of photonic integrated circuit (PIC) technologies are attributed to the demand of reductions in size, cost and energy in communication and sensing applications [1, 2]. Driven by these, the complexity of the PICs, in terms of the number of functional components in a single chip, has grown exponentially over the past few decades. The trend can be seen from Fig. 1, which shows the number of functional components per chip over the past years [3]. For conventional PICs where active-passive components are integrated on the InP substrate, the highest integration complexity reported so far is 1700 components per chip in 2014 [4]. Integration method with electronics are typically through chip-scale wire bonding or flip-chip bonding.

However several important applications require much higher integration complexity and more intimate integration with electronics, in order to fulfill the need in functionality and performance. Examples include optical phased array (OPA) for light detection and ranging (LiDAR) [5], dense optical switch matrix [6] and transceivers for intra-chip optical interconnect. New optical waveguide system, with higher optical confinement and free of substrate, is essential to break the integration bottleneck. This can be achieved by photonic integration on a sub-micron thin membrane. On one hand it leads to smaller footprints and bend radii, on the other hand it can be brought much closer to electronics.




Fig. 1. Development of chip complexity. Data adapted from [3] with additional inputs from [4-6].

Besides the photonic integration on silicon-based membrane [5, 6], where integration of amplifiers is of a challenge, another promising technology is to integrate active-passive components on an InP-based membrane. The InP membrane can later be heterogeneously integrated on to electronics wafers. This is the so-called InP membrane on silicon (IMOS) technology [7, 8]. In this paper we discuss recent development on the IMOS platform.

II. INP MEMBRANE NANOPHOTONICS

One of the advantages of InP membrane photonics is the intrinsic integration of high-performance amplifiers, modulators and detectors with sub-micron sized nanophotonic waveguides. The active-passive integration scheme is shown in Fig. 2 [7]. A 300 nm thin InP membrane acts as the passive waveguiding layer. In areas where actives such as amplifiers are needed, an active layerstack is realized on top of the passive membrane. The active and passive cores are coupled, forming a twin-guide structure. Efficient coupling can be realized by compact taper structures (only 20 μm long).




Fig. 2. The active-passive integration scheme in the IMOS platform [7].

Based on the successful demonstration of a membrane twin-guide amplifier [9], various laser circuits can be built by combining the amplifier building block with passive reflectors and filters. Recent demonstrations include distributed feedback (DFB) lasers with 10 mW output to waveguide and over 60 dB side mode suppression ratio (SMSR) and micro-ring-based tunable lasers with tuning range of 25 nm [7].

The membrane enables unique double-sided design and processing. In the recent demonstration of a uni-travelling carrier (UTC) photodiode on IMOS [10], the optical and electrical designs are performed from both sides of the membrane. The electrodes were placed on the backside of the membrane, reducing significantly the series resistance while maintaining the optical loss low. This leads to a device with compact footprint (20 μm^2), high responsivity (up to 0.8 A/W) and record-wide electrical bandwidth (90 GHz) among waveguide photodiodes on silicon.

Novel nano-electro-opto-mechanical systems (NEOMS) have also been demonstrated on IMOS platform, leveraging the naturally high etch selectivity between InP and its ternary and quaternaries. A vertically coupled double membrane NEOMS have been realized (see Fig. 3), showing large phase tuning (4.8π) from a just $140\ \mu\text{m}$ long device [11]. Besides, realizing NEOMS on the IMOS compatible layerstack opens up future monolithic integration with light sources and readout detectors for sensing. A first demonstration of a NEOMS-based displacement sensor on IMOS extends the vertically coupled double waveguide into a coupled four-waveguide system [12]. Without the need of forming a resonant cavity, the sensor (with on-chip detectors) showed state-of-the-art displacement imprecision with a record-wide optical bandwidth.




Fig. 3. Picture of the double-waveguide NEOMS on IMOS [11].

III. ELECTRONICS CO-INTEGRATION

The substrate-free nature of the IMOS membrane allow it to be integrated heterogeneously onto electronics at wafer scale. The co-integration scheme is depicted in Fig. 4 [13]. The InP membrane can be wafer-scale bonded onto electronics wafers (such as the complementary metal oxide semiconductor (CMOS) wafers) using benzocyclobutene (BCB) adhesive polymer. The polymer not only provides optical and electrical isolation, but also enables high topology tolerancing, which is crucial for bonding two wafers with devices already manufactured on them. Using this approach, completed wafers from photonics and electronics foundries can be bonded together as a post-processing, relieving the need to alter the original device design or foundry process flow. This ensures minimized impact on device performances and final yield.

The proof of concept has been investigated in the EU project WIPE [14]. The photonics wafers containing optical transceivers, and the electronics wafer containing the drivers are co-designed before submitted to the respective foundry multi-project wafer (MPW) services. Manufactured wafers (3 inch) are aligned and bonded using the BCB adhesive. > 20




Fig. 4. Artist's impression of the IMOS platform co-integrated with electronics [13].

μm of the BCB thickness were used to accommodate complex topologies in the two wafers. Alignment accuracy of better than $4\ \mu\text{m}$ can be achieved over the 3-inch wafer scale. Final steps are to open windows through the top InP membrane layer, reveal the contact pads of photonics and electronics, and realize through-polymer via interconnections (see Fig. 5) [15].

The demonstration was performed with BiCMOS wafers. However, the nature of IMOS allows it to integrate with a wide variety of electronics, since the post-processing technology is not sensitive to the technology node or the semiconductor materials used in the electronics.




Fig. 5. Picture of a part of the co-integrated wafers, showing InP membrane layer with windows opened to access and interconnect the contact pads of photonics (gold) and electronics (aluminum) [15].

IV. CONCLUSION

Recent demonstrations of the InP membrane photonics have shown its high potential in breaking the density bottleneck and reaching higher density of tens of thousands per chip and beyond. Its ability to vertically integrate to electronics, without sacrificing device performances or process yield, paves the way towards a powerful co-integrated platform.

ACKNOWLEDGMENT

The authors acknowledge the Dutch NWO Grant Zwaartekracht, the ERC Proof of Concept Grant IMOS4ALL and the EU H2020 project WIPE. The use of the cleanroom facilities at the Nanolab@TU/e is acknowledged.

REFERENCES

- [1] S. Arafin and L. A. Coldren, "Advanced InP Photonic Integrated Circuits for Communication and Sensing," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 24, pp. 1-12, 2018.
- [2] L. M. Augustin, R. Santos, E. d. Haan, S. Kleijn, P. J. A. Thijs, S. Latkowski, D. Zhao, W. Yao, J. Bolk, H. Ambrosius, S. Mingaleev, A. Richter, A. Bakker, and T. Korthorst, "InP-Based Generic Foundry Platform for Photonic Integrated Circuits," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 24, pp. 1-10, 2018.
- [3] M. Smit, X. Leijts, H. Ambrosius, E. Bente, J. v. d. Tol, B. Smalbrugge, T. d. Vries, E.-J. Geluk, J. Bolk, R. v. Veldhoven, L. Augustin, P. Thijs, D. D'Agostino, H. Rabbani, K. Lawniczuk, S. Stopinski, S. Tahvili, A. Corradi, E. Kleijn, D. Dzirbrou, M. Felicetti, E. Bitincka, V. Moskalenko, J. Zhao, R. Santos, G. Gilardi, W. Yao, K. Williams, P. Stabile, P. Kuindersma, J. Pello, S. Bhat, Y. Jiao, D. Heiss, G. Roelkens, M. Wale, P. Firth, F. Soares, N. Grote, M. Schell, H. Debergeas, M. Achouche, J.-L. Gentner, A. Bakker, T. Korthorst, D. Gallagher, A. Dabbs, A. Melloni, F. Morichetti, D. Melati, A. Wonfor, R. Penty, R. Broeke, B. Musk, and D. Robbins, "An introduction to InP-based generic integration technology," *Semiconductor Science and Technology*, vol. 29, p. 083001, 2014.
- [4] J. Summers, T. Vallaitis, P. Evans, M. Ziari, P. Studenkov, M. Fisher, J. Sena, A. James, S. Corzine, D. Pavinski, J. O. Yang, M. Missey, D. Gold, D. Lambert, W. Williams, M. Lai, F. Kish, and D. Welch, "40

- Channels x 57 Gb/s monolithically integrated InP-based coherent photonic transmitter," in 2014 European Conference on Optical Communication (ECOC), 2014, pp. 1-3.
- [5] J. Sun, E. Timurdogan, A. Yaacobi, E. S. Hosseini, and M. R. Watts, "Large-scale nanophotonic phased array," *Nature*, vol. 493, pp. 195-199, 2013.
- [6] S. Han, T. J. Seok, N. Quack, B.-W. Yoo, and M. C. Wu, "Large-scale silicon photonic switches with movable directional couplers," *Optica*, vol. 2, pp. 370-375, 2015.
- [7] Y. Jiao, J. van der Tol, V. Pogoretskii, J. van Engelen, A. A. Kashi, S. Reniers, Y. Wang, X. Zhao, W. Yao, T. Liu, F. Pagliano, A. Fiore, X. Zhang, Z. Cao, R. R. Kumar, H. K. Tsang, R. van Veldhoven, T. de Vries, E.-J. Geluk, J. Bolk, H. Ambrosius, M. Smit, and K. Williams, "Indium Phosphide Membrane Nanophotonic Integrated Circuits on Silicon," *physica status solidi (a)*, vol. 217, p. 1900606, 2020.
- [8] J. J. G. M. v. d. Tol, Y. Jiao, J. P. V. Engelen, V. Pogoretskiy, A. A. Kashi, and K. Williams, "InP Membrane on Silicon (IMOS) Photonics," *IEEE Journal of Quantum Electronics*, vol. 56, pp. 1-7, 2020.
- [9] V. Pogoretskiy, J. van Engelen, J. van der Tol, A. Higuera-Rodriguez, M. Smit, and Y. Jiao, "An Integrated SOA-building block for an InP-membrane platform," in *Advanced Photonics 2017 (IPR, NOMA, Sensors, Networks, SPPCom, PS)*, New Orleans, Louisiana, 2017, p. JW4A.1.
- [10] L. Shen, Y. Jiao, W. Yao, Z. Cao, J. P. v. Engelen, J. J. G. M. v. d. Tol, G. Roelkens, and M. K. Smit, "High-bandwidth uni-traveling carrier waveguide photodetector on an InP-membrane-on-silicon platform," *Optics Express*, vol. 24, pp. 8290-8301, 2016.
- [11] T. Liu, F. Pagliano, R. v. Veldhoven, V. Pogoretskiy, Y. Jiao, and A. Fiore, "Low-voltage MEMS optical phase modulators and switches on an indium phosphide membrane on silicon," *Applied Physics Letters*, vol. 115, p. 251104, 2019.
- [12] T. Liu, F. Pagliano, R. van Veldhoven, V. Pogoretskiy, Y. Jiao, and A. Fiore, "Integrated nano-optomechanical displacement sensor with ultrawide optical bandwidth," *Nature Communications*, vol. 11, p. 2407, 2020.
- [13] J. J. G. M. v. d. Tol, Y. Jiao, L. Shen, A. Millan-Mejia, V. Pogoretskii, J. P. v. Engelen, and M. K. Smit, "Indium Phosphide Integrated Photonics in Membranes," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 24, p. 6100809, 2018.
- [14] <http://wipe.jeppix.eu>
- [15] M. Spiegelberg, J. P. v. Engelen, K. A. Williams, and J. J. G. M. v. d. Tol, "Wafer scale technology to integrate photonics on BiCMOS electronics," in *Proceedings of the 24th Annual Symposium of the IEEE Photonics Society Benelux Chapter*, Amsterdam, The Netherlands, 2019.